

JC535 U.S. PTO  
04/14/00

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 1807.1250

First Named Inventor or Application Identifier

PATRICE ONNO ET AL.

Express Mail Label No.

jc531 U.S. PTO  
04/14/00**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents.

**ADDRESS TO:**Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 202311.  Fee Transmittal Form  
(Submit an original, and a duplicate for fee processing)6.  Microfiche Computer Program (Appendix)2.  Specification Total Pages 217. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)3.  Drawing(s) (35 USC 113) Total Sheets 7a.  Computer Readable Copy4.  Oath or Declaration Total Pages 2b.  Paper Copy (identical to computer copy)  
c.  Statement verifying identity of above copies

- a.  Newly executed (original or copy)
- b.  Unexecuted for information purposes
- c.  Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 17 completed)  
**[Note Box 5 below]**

**DELETION OF INVENTOR(S)**

Signed Statement attached deleting inventor(s)  
named in the prior application, see 37 CFR  
1.63(d)(2) and 1.33(b).

5.  Incorporation By Reference (useable if Box 4c is checked)  
The entire disclosure of the prior application, from which a copy of the  
oath or declaration is supplied under Box 4c, is considered as being  
part of the disclosure of the accompanying application and is hereby  
incorporated by reference therein

**ACCOMPANYING APPLICATION PARTS**8.  Assignment Papers (cover sheet & document(s))9.  37 CFR 3.73(b) Statement  
(when there is an assignee)  Power of Attorney10.  English Translation Document (if applicable)11.  Information Disclosure  
Statement (IDS)/PTO-1449  Copies of IDS  
Citations12.  Preliminary Amendment13.  Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)14.  Small Entity Statement(s)  Statement filed in prior application  
Status still proper and desired15.  Certified Copy of Priority Document(s)  
(if foreign priority is claimed)16.  Other: \_\_\_\_\_

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

 Continuation     Divisional     Continuation-in-part (CIP) of prior application No. \_\_\_\_ / \_\_\_\_**18. CORRESPONDENCE ADDRESS**

<input checked="" type="checkbox"/> Customer Number or Bar Code Label	05514 (Insert Customer No. or Attach bar code label here)	or <input type="checkbox"/> Correspondence address below		
NAME				
Address				
City		State		Zip Code
Country				Fax

CLAIMS	(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) CALCULATIONS
	TOTAL CLAIMS (37 CFR 1.16(c))	60-20 =	40	X \$ 18.00 =	\$720.00
	INDEPENDENT CLAIMS (37 CFR 1.16(b))	2-3 =	0	X \$ 78.00 =	\$0
	MULTIPLE DEPENDENT CLAIMS (if applicable) (37 CFR 1.16(d))			\$260.00 =	\$260.00
				BASIC FEE (37 CFR 1.16(a))	\$690.00
			Total of above Calculations =		\$1670.00
	Reduction by 50% for filing by small entity (Note 37 CFR 1.9, 1.27, 1.28).				0
				TOTAL =	\$1670.00

## 19. Small entity status

- a.  A Small entity statement is enclosed
- b.  A small entity statement was filed in the prior nonprovisional application and such status is still proper and desired.
- c.  Is no longer claimed.

20.  A check in the amount of \$ 1670.00 to cover the filing fee is enclosed.21.  A check in the amount of \$ \_\_\_\_\_ to cover the recordal fee is enclosed.

22. The Commissioner is hereby authorized to credit overpayments or charge the following fees to Deposit Account No. 06-1205:

- a.  Fees required under 37 CFR 1.16.
- b.  Fees required under 37 CFR 1.17.
- c.  Fees required under 37 CFR 1.18.

**SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT REQUIRED**

NAME	LEONARD P. DIANA, Reg. 29,296
SIGNATURE	
DATE	April 13, 2000

1807.1250

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: )  
PATRICE ONNO ET AL. ) : Examiner: NYA  
Application No.: 1807.1250 ) : Group Art Unit: NYA  
Filed: Herewith ) :  
For: DEVICE AND METHOD FOR )  
TRANSFORMING DIGITAL :  
SIGNAL ) April 13, 2000

Assistant Commissioner for Patents  
Washington, D.C. 20231

PRELIMINARY AMENDMENT

Sir:

Preliminary to examination, please amend the above-identified application as follows:

IN THE CLAIMS:

Please amend Claims 11-13, 15 and 16 as follows:

Claim 11, line 1, after "any" insert --of--.

Claim 12, line 1, after "any" insert --of--.

Claim 13, line 1, after "any" insert --of--.

Claim 15, line 1, after "any" insert --of--.


Claim 16, line 1, delete "a" (last occurrence).

REMARKS

Formal changes have been made to Claims 11-13, 15  
and 16.

Applicants' undersigned attorney may be reached in  
our New York office by telephone at (212) 218-2100. All  
correspondence should continue to be directed to our below  
listed address.

Respectfully submitted,

  
\_\_\_\_\_  
Attorney for Applicants

Registration No. 446

FITZPATRICK, CELLA, HARPER & SCINTO  
30 Rockefeller Plaza  
New York, New York 10112-3801  
Facsimile: (212) 218-2200

NY\_MAIN 75778 v 1

CFP 1250 US  
CRF-267  
BIF022212 US

## PATENT OF INVENTION

---

### APPLICANTS

Patrice ONNO  
Eric MAJANI  
James Philip ANDREW

### TITLE OF THE INVENTION

Device and method for transforming digital signal

10           The present invention relates to a device and method for transforming a digital signal, such as, a digital filtering device and method. More particularly, this invention is concerned with block-based discrete wavelet transformation according to which an image to be coded is divided into a plurality of blocks that are mutually independently subjected to discrete wavelet 15 transformation (filtering).

Numerous digital filtering methods and devices are known. Discrete cosine transform (DCT) and wavelet transformation are well-known.

These filtering devices and methods are, generally, incorporated as one part or facility of a unit for coding or decoding image data so as to 20 compress or decompress the image data. Moreover, lots of memory spaces or buffer spaces that are randomly accessible are often necessary to store data during processing. For example, in a conventional configuration for performing image processing using wavelet transformation, image data to be placed in a predetermined memory is read first, and then a filtering step is carried out. The 25 memory space is so large as to make it difficult to perform filtering within such an apparatus as a camera, a facsimile system, a printer, or a copier.

An object of the present invention is to provide a digital signal transformation device and method in which a memory occupancy level of processed data can be decreased.

The above object is accomplished by a method described below.

A method for performing discrete wavelet transformation on an image signal comprises:

- a first step of dividing the image into a plurality of first blocks each
- 5 consisting of W pixels by H pixels;
- a second step of performing wavelet transformation on each of the first blocks to produce sub-frequency band blocks LL, LH, HL, and HH;
- a third step of storing sub-frequency band blocks LL so as to produce second blocks each consisting of sub-frequency band blocks LL and
- 10 having the same size as the first blocks; and
- a fourth step of performing wavelet transformation on the second blocks.

The details will be provided in conjunction with an embodiment of the art.

15 **BRIEF DESCRIPTION OF THE DRAWINGS**

Fig. 1 is a diagram for explaining the role of a digital signal transformation device and method in accordance with the present invention;

Fig. 2 shows an example of a device in which the digital signal transformation method in accordance with the present invention is implemented;

20 Fig. 3 shows another example of the device in which the digital signal transformation method in accordance with the present invention is implemented;

Fig. 4 shows an exemplary configuration of a circuit 104 shown in Fig. 2;

25 Fig. 5 shows the order of processing blocks in accordance with the first embodiment of the present invention;

Fig. 6 shows an example of a buffer memory employed in accordance with the present invention; and

Fig. 7 is a flowchart describing a digital signal transformation method in accordance with the present invention.

5

## DESCRIPTION OF THE PREFERRED EMBODIMENT

Fig. 1 shows an example of a data processing device in accordance with the present invention. A digital signal transformation device and method in accordance with the present invention are concerned with, especially, a transformation circuit 2<sub>3</sub>. In Fig. 1, a data coding circuit 2 is  
10 connected to a source 1 of uncoded data and receives an input 2<sub>1</sub>.

The source 1 is a memory means in which uncoded data is stored, for example, a hard disk, a diskette, or a compact disk (CD) that is randomly accessible. The memory means is provided with an appropriate reading means for reading data from the memory means and a recording means for recording  
15 data therein.

An encoding process of the source 1 will be detailed below. In an embodiment described below, the block-based discrete wavelet transformation shall be employed.

The source 1 applies an image signal SI to an input terminal of a  
20 coding circuit 2. The image signal SI represents a monochrome multi-valued image or a color image. For coding a plurality of color components of a color image or the like, the red, green, and blue color components of a color image or the luminance and chromaticity components thereof are compressed as respective color components.

25

A user means 3 for handling coded data is connected to an output terminal 2<sub>2</sub> of the coding circuit 2. The user means 3 includes, for example, a coded data accumulating means and/or a coded data transferring means. The

coding circuit 2 includes a conventional transformation circuit 2<sub>3</sub> that will be described later. The transformation circuit 2<sub>3</sub> decomposes (filters) an image signal SI into a plurality of sub-frequency band signals so as to analyze the signal. The discrete wavelet transformation is adopted for the decomposition, 5 and the signal is analyzed at least two resolution levels. Incidentally, what is referred to as a signal resolution refers to the number of samples per unit length that is employed in expressing the signal. The transformation circuit 2<sub>3</sub> is connected to a quantization circuit 2<sub>4</sub>. The quantization circuit quantizes the coefficients of the sub-frequency band signals supplied from the transformation 10 circuit 2<sub>3</sub> or the groups of coefficients thereof. Specifically, input coefficients are quantized at a predetermined quantization step (for example, a step of scalar quantization or vector quantization), and indices associated with quantized values are output. The output of the quantization circuit 2<sub>4</sub> is fed to an entropic coding circuit 2<sub>5</sub>. The entropic coding circuit 2<sub>5</sub> decomposes each of the input 15 quantization indices into bit planes. Huffman coding or arithmetic coding is performed on each bit plane. Consequently, a code stream is output. This kind of coding circuit 2 can be installed in the form of an integrated circuit in a digital apparatus such as a computer, a printer, a facsimile system, a scanner, or a digital camera.

20 Fig. 2 shows an example of a configuration to which the data coding circuit 2 shown in Fig. 1 is adapted.

A device 10 is a microcomputer having a communication bus 101 on which a central unit 100, a ROM 102, a RAM 103, a circuit 104 in which the present invention is implemented and which will be described later, and an 25 input/output circuit 105 are connected.

The device 10 includes a keyboard and a disk drive for accepting a diskette, or is designed to be able to communicate with a communication network.

The device 10 receives data to be coded from peripheral equipment including a digital camera via the input/output circuit 105, and transfers coded data to remote equipment over the communication network.

In Fig. 2, the RAM 103 is a so-called DRAM standing for a dynamic random access memory. The memory functions to hold the whole of input or transferred image data. The DRAM is useful in the context of the present invention because image samples can be read in predetermined order.

The circuit 104 is a dedicated circuit for transforming a digital signal in accordance with the present invention. The circuit includes a so-called SRAM standing for a static random access memory. This memory functions as a buffer in which image samples and sub-frequency band signals to be described later are stored temporarily during digital signal transformation. In this embodiment, filtering of image sampled, quantization thereof, and entropy coding thereof are carried out by the circuit 104. The configuration including the dedicated circuit for transforming a digital signal is most suitable for an apparatus including a low-performance CPU such as a printer, a facsimile system, a scanner, or a digital camera.

Fig. 3 shows another example of the configuration to which the data coding circuit 2 shown in Fig. 1 is adapted.

This example introduces a configuration used to perform digital signal transformation in accordance with the present invention within broadly-interpreted signal processing apparatuses including a personal computer or a workstation. In the configuration, digital signal transformation in accordance

with the present invention is performed using a CPU that operates based on software instead of using the dedicated circuit shown in Fig. 2.

A device 200 is a microcomputer having a communication bus 201 on which a CPU 205, a ROM 202, a RAM 203, a screen 204, a keyboard 214, a 5 hard disk 208, a disk drive 209, an interface 212, and an input/output card 206 are connected. The disk drive 209 accepts a diskette 210. The interface 212 enables communication with a communication network 213. The input/output card 206 is connected to a microphone 211.

Data coded or to be coded according to the present invention and 10 programs for implementing the present invention to be described later are stored in the hard disk 208. The programs may be read from a magnetic tape, a CD-ROM, or the diskette 210, or may be received over the communication network 213 and stored in the hard disk 208 or RAM 203.

When the device is activated, a program which includes an 15 execution code and is employed in the present invention is transferred to the RAM 203. Variables necessary to implement the present invention are stored in a register in the CPU. The variables to be described later include variables i and L. The RAM also fills the role of a buffer.

The device 200 receives data to be coded from a peripheral 20 apparatus 207 such as a digital camera, a scanner, or any other input or memory means. The data is then stored in the RAM 203. Moreover, the device 200 receives data to be coded from a remote apparatus over the communication network 213. The data is then stored in the RAM 203. Moreover, coded data may be transferred to the remote apparatus over the 25 communication network 213.

The device 200 may receive data to be coded from the microphone 211. The screen 204 may be used in combination with a user interface such as a keyboard. Coded data can be displayed on the screen 204.

The CPU 205 successively codes input or transferred data according to the program. Coded data is stored in the hard disk 208 or transferred to another apparatus over the communication network 213. For coding, refer to Fig. 7.

Fig. 4 shows the practical configuration of the circuit 104 shown in Fig. 2.

10           The circuit 104 includes a controller 20, a reorganization buffer memory module 21, a vertical filtering module 22, a horizontal filtering module 23, a first buffer module 24, a second buffer module 25, and quantization and entropic coding module 26. The controller 20 controls the modules included in the circuit 104.

15           The module 21 inputs data and outputs data to the RAM 103. Moreover, the module 21 outputs data to the vertical filtering module 22. Furthermore, the module 21 may sort samples so that the samples will be processed in predetermined order, and hold the sorted samples that have not been processed.

20           The vertical filtering module 22 performs vertical filtering on an image, and outputs the results of filtering to the horizontal filtering module 23.

25           The horizontal filtering module 23 performs horizontal filtering on an image, and outputs the results of filtering to the modules 24 and 25. The horizontal filtering module may be installed ahead of the vertical filtering module.

Only a sub-frequency band signal whose components have the lowest frequency among four sub-frequency band signals resulting from

analysis performed by the horizontal filtering module 23 is stored in the module 24. When an amount of accumulated data becomes equal to a predetermined amount, the data is output to the vertical filtering module 22. The module 25 outputs data to the quantization and entropic coding module 26.

5            Quantization and entropy coding are conventional techniques and will therefore not be detailed. For the details of quantization, refer to the "Vector Quantization and Signal Compression" by Allen Gersho and Robert M. Gray (Kluwer Academic Publishers). For the details of entropy coding, refer to the "A method for the construction of minimum redundancy codes" by D. A. Huffman  
10          (Proceedings of the IRE, 40, pp.1098-1101, 1952).

The action of the circuit 104 shown in Fig. 2 will be detailed below.

Filtering is performed on each block of samples. One image is logically divided into a plurality of blocks by the controller 20. Talking of one image, as far as a color image is concerned, since the color image is coded in 15 units of one color, one image refers to an image of one color alone. Normally, an input means (digital camera or scanner) decomposes a color image into color components. The circuit 104 is not involved in the decomposition. The blocks are numbered so that they will be processed in numerical order. Each block is shaped like a square, and adjoining blocks overlap by zero or one 20 column of samples and/or one row thereof. All the blocks have the same number of samples ( $W$  samples by  $H$  samples where  $W$  denotes the number of samples vertically lined in an image and  $H$  denotes the number of samples horizontally lined therein, or preferably,  $[2W+OP]^2$  where  $W$  denotes the number of horizontally lined samples or pixels and  $OP$  denotes the number of columns 25 or rows shared by overlapping blocks). The blocks are all filtered according to the same method (subjected to discrete wavelet transformation). The discrete

wavelet transformation to be performed on each block is referred to as the block-based discrete wavelet transformation.

Samples constituting an image to be coded are read block by block from the RAM 103 in which the whole image is stored, and then  
5 temporarily stored in an SRAM included in the circuit 104, that is, the module  
21. Blocks are read in numerical order of the numbers assigned to the blocks.  
Each read block is subjected to frequency analysis by the modules 22 and 23.  
According to the present invention, the analysis is achieved by performing  
wavelet transformation. Consequently, each block is transformed into four sub-  
10 frequency band blocks LL, LH, HL, and HH.

The analysis is carried out at least two resolution levels. Sub-frequency band blocks LL produced at least one resolution level and each composed of low-frequency components lined vertically and horizontally are filtered again by the modules 22 and 23. This loop is carried out at least once.  
15 Each block of an initial image is analyzed according to a required resolution level.

The sub-frequency band blocks LH, HL, and HH other than the sub-frequency band block LL which are produced at the first resolution level are fed to the module 25, and quantized and entropy-coded by the module 26 but  
20 will not be subjected to frequency analysis at the next resolution level. The module 26 is designed to perform quantization and entropy coding on blocks of a predetermined size equivalent to sub-band blocks produced at the first resolution level.

The modules 22 and 23 work on blocks of a predetermined size  
25 (W×H) equivalent to blocks constituting an image, that is, blocks each having a fixed number of samples. A block composed of low-frequency samples resulting from analysis of each block, that is, the sub-frequency band block LL is stored

in the buffer 24. The sub-frequency band blocks LL stored are grouped in order to produce blocks of a required size. A group of sub-band blocks is fed to the module 22.

Unless the sub-frequency band blocks LL produced at the last 5 decomposition level are filtered, they need not be stored in the memory 24.

Fig. 5 shows an example of part of an image to be coded. Bi (where i denotes an integer indicating the rank of each block) denotes blocks.

In this embodiment, one block is shaped like a square having a size of (64 samples by 64 samples). Noted is that the block size is smaller than 10 an image size. In addition, adjoining blocks overlap by one row of samples and/or one column thereof. For this reason, each block consists actually of (64(+1) samples by 64(+1) samples). The advantage of the overlap between adjoining blocks and edge filtering are detailed in French Patent Application Nos. 99 02303 and 99 02305.

15 Samples constituting a block are read in predetermined order, for example, zigzag from the left upper corner to the right lower corner. Blocks are read from the RAM 103 in predetermined order as shown in Fig. 5. In Fig. 5, the samples are read zigzag. However, the order of reading is not limited to the zigzag order. Any other order of reading will do as long as the memory 20 occupancy ratio of data being processed is minimized, that is, the size of a required memory in the circuit 104 is minimized.

This will be detailed below.

For grouping and reanalyzing sub-frequency band blocks LL, blocks having the same size as blocks Bi shown in Fig. 6 must be produced. In 25 this case, the positional relationships of the sub-frequency band blocks LL1, LL2, LL3, and LL4 within each block must be consistent with the positional

relationships of samples in an image that constitute the sub-frequency band blocks.

For efficiently grouping sub-frequency band blocks as shown in Fig. 6 in consideration of the above positional relationships, blocks to be grouped are handled as a group and blocks belonging to each group are processed successively. In this embodiment, blocks B1, B2, B3, and B4 constitute one group. According to this technique, a memory should have a storage capacity merely permitting storage of the sub-frequency band blocks LL1, LL2, LL3, and LL4 during decomposition to be performed at each resolution level. The required storage capacity of the memory is thus minimized. For example, assume that the blocks B1, B2, B5, B6, B3, and B4 are analyzed in that order. In this case, if the sub-frequency band blocks LL1, LL2, LL3, and LL4 are grouped, an auxiliary memory space is needed in order to bring sub-frequency band blocks LL5 and LL6 produced in the meantime to standby. This means that a larger memory space is needed. However, when the blocks B1, B2, B3 and B4 are analyzed in that order, grouping can be achieved for the shortest time. The grouped blocks can be immediately output to the module 22. This obviates the necessity of the auxiliary memory space.

According to this embodiment, each group composed of four blocks is treated as a sub-band block of a macroblock.

The macroblock is shown as an area encircled with a bold line in Fig. 5. The number of blocks constituting a macroblock varies depending on a required resolution level.

Specifically, a macroblock required at the last i resolution level consists of ( $2^{(i-1)}$  vertically lined blocks by  $2^{(i-1)}$  horizontally lined blocks).

The group that is regarded as a unit into which sub-frequency band blocks produced at each resolution level are grouped varies hierarchically

depending on a resolution level. Specifically, the group consists of (2 blocks by 2 blocks) relative to the second resolution level. As the resolution level rises, the number of blocks included in the group increases. Assuming that the highest resolution level is i, a group to be produced relative to a j(where  $j < i$ ) resolution 5 level consists of ( $2^{(i-1)}$  vertically lined blocks by  $2^{(i-1)}$  horizontally lined blocks). Sub-frequency band blocks LL produced at a lower resolution level are grouped in order to produce each group.

An example of the order of processing blocks so as to decompose the blocks at the third resolution level is indicated with a continuous line in Fig. 10 5. Four blocks constituting a group are all processed before the next group is handled. Likewise, one macroblock is fully processed before the next macroblock is handled. The order of processing four blocks is predetermined but need not be the zigzag order shown in Fig. 5. For example, the blocks B1, 15 B3, B2, and B4 may be processed in that order. What is significant is that all the blocks of a group must be processed before the next group is handled. The same applies to the order of processing the blocks of a group so as to decompose them at any other resolution level.

Through the processing, filtering of one macroblock is achieved at all required resolution levels. That is to say, data of a macroblock being 20 processed is held in a memory and filtered at all the required resolution levels.

As described previously, the number of blocks constituting a macroblock depends on a resolution level. Specifically, one macroblock consists of 16 blocks relative to the third resolution level, 64 blocks relative to the fourth resolution level, and 256 blocks relative to the fifth resolution level.

25 Now, the circuit 104 will be described again. When a block Bi having a size of (64(+1) samples by 64(+1) samples) is filtered by the modules 22 and 24, four sub-frequency band blocks LLi, LHi, HLi, and HHi are produced.

The block Bi is analyzed so that the sub-frequency band block LLi will have a size of (32(+1) samples by 32(+1) samples) and the other blocks LHi, HLi, and HHi will have a size of (32 samples by 32 samples).

The sub-frequency band block LLi consists of low-frequency samples lined in two directions of analysis, that is, the vertical and horizontal directions in an image. The sub-frequency band block LHi consists of high-frequency samples lined in the first direction of analysis and low-frequency samples lined in the other direction of analysis. The sub-frequency band block HLi consists of low-frequency samples lined in the first direction of analysis and high-frequency samples lined in the other direction of analysis. The sub-frequency band block HHi consists of high-frequency samples lined in the two directions of analysis.

The sub-frequency band blocks LLi, LHi, HLi, and HHi resulting from analysis of the current block Bi are input and stored to and in the memory 25. Therefore, the memory 25 has a storage capacity permitting storage of at least 1024(+17) 64-bit words. Thus, one block consisting of (32(+1) 16-bit samples by 32(+1) 16-bit samples) and three blocks each consisting of (32 16-bit samples by 32 16-bit samples) can be stored in the memory 25.

The controller 20 selects one of the four sub-frequency band blocks and transfers the selected one to the module 26. The latter performs quantization and entropy coding on the received data.

As already stated, the memory 24 inputs the sub-frequency band block LLi consisting of low-frequency samples and resulting from decomposition of a block performed by the filtering modules 22 and 23. However, the sub-frequency band block LLi produced at the lowest resolution level is excluded because the data produced at the last resolution level need not be analyzed any more.

Fig. 6 shows the structure of the memory 24. The memory 24 has four areas in which the sub-frequency band blocks LLi produced at the respective resolution levels by the filtering modules 22 and 23 are stored. Herein, the highest resolution level is 4. If the highest resolution level is 3, the 5 number of memory areas may be three.

The sub-frequency band block LLi produced at each resolution level is stored in each area in the memory 24. The memory 24 therefore has a storage capacity permitting storage of (64(+1) samples by 64(+1) samples) into which the four sub-frequency band blocks LLi having the size of (32(+1) 16-bit 10 samples by 32(+1) 16-bit samples) are integrated. Adjoining ones of the four sub-frequency band blocks LLi having the size of (32(+1) samples by 32(+1) samples) overlap by one row of samples and/or one column thereof. Therefore, for example, the 33<sup>rd</sup> row in the left upper block LL1 is aligned with the first row in the right upper block LL2. For this reason, the four sub-frequency band 15 blocks LLi having the size of (32(+1) samples by 32(+1) samples) are grouped into the block having the size of (64(+1) samples by 64(+1) samples). Each block LLi is written in the memory 24 by scanning the memory 24 zigzag.

As soon as a storage area is filled, the data in the storage area is reanalyzed. The data is therefore fed to the vertical filtering module 22.

20 When all blocks have been analyzed at all resolution levels, a processing sequence is terminated.

Next, a description will be made with reference to Fig. 7. Fig. 7 describes execution steps of software to be run in the configuration shown in Fig. 3.

25 At step E1, a working parameter i is initialized to 1 in order to designate the first block to be processed. The parameter i indicates the rank of a current block.

At step E2, a working parameter L is initialized to 1 in order to perform decomposition at the first resolution level. The parameter L indicates a current resolution level. At step E3, it is judged whether the current resolution level is the first resolution level. If the judgment is made in the affirmative,  
5 control is passed to step E4. The block Bi is then read into a memory (working memory area in the RAM 203 shown in Fig. 3), and subjected to frequency analysis. Four sub-frequency band blocks LLi, LHi, HLi, and HHi resulting from the analysis are stored in a buffer memory (area in the RAM 203 shown in Fig. 3 allocated as a buffer memory).

10 If the judgment is made in the negative at step E3, control is passed to step E5. At step E5, sub-frequency band blocks LL produced at a lower resolution level and stored in the buffer memory are grouped into a block, and the block is subjected to frequency analysis.

15 Steps E4 and E5 are succeeded by step E7 at which sub-frequency band blocks LHi, HLi, and HHi each including high-frequency samples are quantized and entropy-coded. These operations are carried out as conventionally and will therefore not be detailed herein.

20 At step E7, it is judged whether the current resolution level is the highest resolution level. In the embodiment shown in this drawing, the highest resolution level is 4. It is therefore judged whether the parameter L equals to 4.

If the judgment is made in the affirmative, control is passed to step E9. The sub-frequency band block LLi is quantized and entropy-coded in the same manner. This means that the sub-frequency band block LLi need not be stored in the buffer memory.

25 If the judgment is made in the negative at step E8, control is passed to step E10. At step E10, the sub-frequency band block LLi is stored in

a predetermined area in the buffer memory associated with the current resolution level L.

Step E10 is succeeded by step E11. At step E11, it is judged whether a predetermined area in the buffer memory associated with the first 5 resolution level is filled with the sub-frequency band blocks LLi. In other words, it is judged whether the sub-frequency band blocks LLi to be filtered at the second resolution level are grouped into a block of a predetermined size. In this embodiment, the block size is a size of (64(+1) samples by 64(+1) samples).

If the judgment is made in the affirmative, step E11 is succeeded 10 by step E12 at which the parameter L is set to 2.

Step E12 is succeeded by step E3, whereby the sub-frequency band blocks LLi stored in the predetermined area in the buffer memory associated with the first resolution level are filtered.

If the judgment is made in the negative at step E11, control is 15 passed to step E13. At step E13, it is judged whether a predetermined area in the buffer memory associated with the second resolution level is filled with the sub-frequency band blocks LLi. In other words, it is judged whether the sub-frequency band blocks LLi to be filtered at the third resolution level are grouped into a block of a predetermined size.

20 If the judgment is made in the affirmative, control is passed to step E14 at which the parameter L is set to 3. Step E14 is succeeded by step E3, whereby the sub-frequency band blocks LLi stored in the area in the buffer memory associated with the second resolution level are filtered.

If the judgment is made in the negative at step E13, control is 25 passed to step E15. At step E15, it is judged whether a predetermined area in the buffer memory associated with the third resolution level is filled with the sub-frequency band blocks LLi. In other words, it is judged whether the sub-

frequency band blocks LLI to be filtered at the fourth resolution level are grouped into a block of a predetermined size.

If the judgment is made in the affirmative, control is passed to step E16 at which the parameter L is set to 4. Step E16 is succeeded by step E3, 5 whereby the sub-frequency band blocks LLI stored in the area in the buffer memory associated with the second resolution level are filtered.

The number of steps, for example, steps E11 to E16 depends on the number of resolution levels.

If the judgment is made in the negative at step E15, step E15 is 10 succeeded by step E17 at which it is judged whether the whole of an image to be coded has been processed.

If the judgment is made in the negative, control is passed to step E18 at which the working parameter i is incremented by one in order to input the next block in the image. As mentioned above, blocks are processed in 15 predetermined order. Step E18 is succeeded by step E2.

If the judgement is made in the affirmative at step E17, step E17 is succeeded by step E19 at which the whole buffer memory is vacated and stored data is quantized and coded. Image coding is thus terminated.

The present invention is not limited to the aforesaid embodiment, 20 but includes other different forms to be realized by those skilled in the art. Specifically, a block-based discrete wavelet transformation device and method in accordance with the present invention may be installed as part of a scanner, a copier, or a digital camera, or may be realized in the form of a program.

CLAIMS

- 5            1. A method of performing discrete wavelet transformation on an image signal, comprising:
- a first step of dividing the image into a plurality of first blocks each consisting of (W pixels by H pixels);
  - a second step of performing wavelet transformation on each of
- 10          the first blocks to produce sub-frequency band blocks LL, LH, HL, and HH;
- a third step of storing sub-frequency band blocks LL so as to produce second blocks having the same size as the first blocks and each consisting of sub-frequency band blocks LL; and
  - a fourth step of performing wavelet transformation on the second
- 15          blocks.
2. A method according to claim 1, wherein the image is divided into a plurality of first groups each consisting of (n first blocks horizontally lined in the image by n first blocks vertically lined therein), and the second to fourth steps are performed on each first group.
- 20          3. A method according to claim 1, wherein: sub-frequency band blocks LL resulting from wavelet transformation of the second blocks are stored in units of the first group in order to produce third blocks having the same size as the first blocks; the third blocks are used as the first blocks and subjected to wavelet transformation; the image is divided into a plurality of second groups
- 25          each consisting of (n first groups horizontally lined in the image by n first groups vertically lined therein); and production of the third blocks and wavelet transformation thereof are performed in units of the second group.

4. A method according to claim 3, wherein grouping to be performed according to a required resolution level meets the condition that each of groups to be produced at an i resolution level should consist of (n groups produced at an (i-1) resolution level to be horizontally lined in the image by n  
5 groups produced thereat to be vertically lined therein).

5. A method according to claim 4, wherein at the i resolution level, sub-frequency band blocks LL produced at the (i-1) resolution level are grouped in order to produce blocks having the same size as the first blocks, and the blocks are subjected to wavelet transformation.

10 6. A method according to claim 1, wherein the size of the first blocks meets  $[2W+OP]^2$  where OP denotes the number of columns or rows shared by overlapping adjacent blocks.

7. A method according to claim 3, wherein n denotes 2.

8. A storage device storing computer-readable instructions for  
15 causing a programmable processing apparatus to become operable to perform a method according to any of claims 1 to 7.

9. A storage product storing computer-readable instructions for causing a programmable processing apparatus to become operable to perform a method according to any of claims 1 to 7.

20 10. A signal conveying computer-readable instructions for causing a programmable processing apparatus to become operable to perform a method according to any of claims 1 to 7.

11. A scanner being available a method according to any claims 1 to 6.

25 12. A copier machine being available a method according to any claims 1 to 6.

13. A digital camera being available a method according to any claims 1 to 6.

~~14.~~ A device for performing block-based discrete wavelet transformation on an image signal, comprising:

5           - a controller for dividing the image into a plurality of first blocks each consisting of (W pixels by H pixels);

              - a filtering circuit for performing wavelet transformation on each of the first blocks to produce sub-frequency band blocks LL, LH, HL, and HH; and

              - a memory circuit in which sub-frequency band blocks LL are

10 stored in order to produce second blocks having the same size as the first blocks and each consisting of sub-frequency band blocks LL,

              wherein said filtering circuit performs wavelet transformation on the second blocks.

15           15. A coding method including a method according to any claims 1 to 7.

              16. A coding apparatus including an apparatus according to a claim 13.

# **TITLE OF THE INVENTION**

---


Device and method for transforming digital signal

## **ABSTRACT**


---

In a digital filtering device adopting wavelet transformation, a memory occupancy level of processed data is decreased.


An image is divided into a plurality of first blocks each consisting of ( $W$  pixels by  $H$  pixels). Wavelet transformation is performed on each of the first blocks in order to produce sub-frequency band blocks LL, LH, HL, and HH. Sub-frequency band blocks LL produced from the first blocks are grouped in order to produce second blocks having the same size as the first blocks. Wavelet transformation is performed again on the second blocks.




*Fig. 1*




*Fig. 2*




**Fig. 3**

*Fig. 4*



*Fig. 5*



**Fig. 6**




Fig. 7

**COMBINED DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION**  
(Page 1)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled DEVICE AND METHOD FOR TRANSFORMING DIGITAL SIGNAL,

the specification of which  is attached hereto  was filed on \_\_\_\_\_ as United States Application No. or PCT International Application No. \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56.

I hereby claim foreign priority benefits under 35 U.S.C. §119(a)-(d) or §365(b), of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT international application which designates at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT international application having a filing date before that of the application on which priority is claimed:

Country	Application No.	Filed (Day/Mo./Yr.)	(Yes/No) Priority Claimed
France	9904746	15/04/99	Yes

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or § 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

Application No.	Filed (Day/Mo./Yr.)	Status (Patented, Pending, Abandoned)
-----------------	---------------------	---------------------------------------

I hereby appoint the practitioners associated with the firm and Customer Number provided below to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith, and direct that all correspondence be addressed to the address associated with that Customer Number:

**FITZPATRICK, CELLA, HARPER & SCINTO  
Customer Number: 05514**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole or First Inventor PATRICE ONNO

Inventor's signature \_\_\_\_\_

Date \_\_\_\_\_ Citizen/Subject of France

Residence 60 avenue du Sergent Maginot, 35000 Rennes, France

Post Office Address C/o Canon Kabushiki Kaisha

30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

**COMBINED DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION**  
(Page 2)

Full Name of Second Joint Inventor, if any ERIC MAJANI

Second Inventor's signature \_\_\_\_\_

Date \_\_\_\_\_ Citizen/Subject of France

Residence 7, rue Château-Renault, 35000 Rennes, France

Post Office Address c/o Canon Kabushiki Kaisha

30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

Full Name of Third Joint Inventor, if any JAMES PHILIP ANDREW

Third Inventor's signature \_\_\_\_\_

Date \_\_\_\_\_ Citizen/Subject of New Zealand

Residence 19 King Street, Waverton-NSW 2060, Australia

Post Office Address c/o Canon Kabushiki Kaisha

30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

NY\_MAIN 75775 v 1